


Chemical Mechanical Planarization STACK TRECK



SPCC 2017 | Viorel Balan | 2

Building Stacked Devices by Hybrid Direct Bonding

Challenges

Direct Bonding → Roughness & Clean SiO_2 & Cu Non-Patterned Wafers

Hybrid Direct Bonding → Patterned Wafers Topography: Local/Global


Conclusion



Stack Trek
The Next Generation

Application to 3D Stacked Back Side Imagers

3D stacked BSI Imager




J. Chossat 3D Summit Grenoble 2016

Top die

- Pixels

Bottom die

- Analog & Readout
- Sensor Logic
- And more !!!



Wafer to Wafer Stacking by Hybrid Direct Bonding Technology

- Top Die Contains only Pixels
- Passive Substrate replaced by Advanced Digital CMOS wafer


Manufacturing Flexibility →

Different Technology Nodes (Design Rules) for different components

Stacking Heterogenous Devices

3D Stacked BSI by Hybrid Direct Bonding

J. Chossat 3D Summit Grenoble 2016




ADVANTAGES

- ✓ Done at RT, ambient pressure
- ✓ No glue needed
- ✓ Pitch < 1 μm achievable, alignment dependant

The key technology step for 3D stack is the interconnection of the upper and lower part of the circuit.

From Direct Bonding To Hybrid Direct Bonding



Dielectric
Mechanical Strength
 SiO_2



Metal
Electrical connection
Cu: microelectronic

Cu → most promising 3D integration candidate


- Main metal used for CMOS interconnects
- Cost of ownership

Copper/oxide surface direct bonding advantages:

- Very high interconnect density possible.
- Low-temperature process
- Compatibility FEOL/BEOL requirements for a sequential approach

Chemical Mechanical Planarization


Challenges for Recreating The Bulk from 2 Mixt Surfaces



Bond 2 Surfaces with


- Cu
- Barrier
- Dielectric

→ Manage Topography



WIWNU

Diameter Planar



WIDNU

Die Planar



Planar

Device Planar




Roughness

Atomic Planar

Intimate Surface Contact Needed → Planarization @all Spatial λ

Chemical Mechanical Planarization



Challenges for Recreating The Bulk from 2 Surfaces







Direct Bonding SiO₂

Roughness Impact

F. Rieutord, ECS 2006




Surface high frequency micro-roughness → key role in the bonding phenomenon,
Low frequency roughness can be accommodated by deformation of each substrate (elastic energy price)




SiO₂/SiO₂ Blanket Bonding RMS<0.5nm

Roughness


Post-
Depot



Post CMP




Cu RMS 20x20 μ m




Hydrophilicity

Cu Layer Contact Angle








Cu Contact Angle Evolution



P. Gueguen ECS 2008


RMS & Contact Angle Increase → Q Time Impact



Cleaning Solution Adapted both to Cu & SiO₂


Cu-Cu Interface Evolution= $f(T^{\circ}\text{C})$

Cu-Cu Interface= $f(^{\circ}\text{C})$ by TEM




- Thin copper oxide interfacial layer at the bonding interface
- 200°C , this copper oxide becomes thermodynamically unstable $\rightarrow$ grain growth $\rightarrow$ sealing: XRR
- Bonding interface turns into a grain boundary with a high bonding energy

XRR= $f(^{\circ}\text{C})$




Chemical Mechanical Planarization

Challenges for Recreating The Bulk from 2 Surfaces




Dishing critical: topography doubled $\rightarrow$ negative impact electrical contact




Cohesive tractions effective below threshold value

Dishing critical: topography doubled $\rightarrow$ negative impact electrical contact




Small dishing of Cu pads overcome during post bond annealing even @ low $T^{\circ}\text{C}$: 200°C



Cu/Cu Interface Remains Closed after Cooling Down to Room Temperature
Agreement w/ Experimental Results


Model



In case of initial dishing in Cu pads

- Definition of the gap after thermal budget

Thermal budget post bonding




Forecast on % pad closure depending on anneal temperature

- Clues for process adaptation with dishing,
- Further models with introduction of grain size and crystal orientation.



S. Lhostis European 3D Summit 2017

C. Sart ESTC 2016

>250 process conditions used → pads, slurries, %abrasif %/oxydant, V,P, flow, time...




Pad Shape



Width (μm)

S. Lhostis ECTC2016

Bonding Toughness (J/m²)




L. Di Cioccio J. Electrochem. Soc, 158, 2011

**Very Low Dishing, Uniform vs Cu Pad Shapes & Sizes
High Bonding Toughness Obtained**



Chemical Mechanical Planarization

Challenges for Recreating The Bulk from 2 Surfaces




Dimension & Density Impact

SAM Image → Low Bonding Quality ☹️



Post-CMP High Topography ☹️

Post-CMP Low Topography 😊




Atomically Flattened Surfaces thru Design Optimization

→ Excellent Hybrid Direct Bonding Quality


Chemical Mechanical Planarization

Challenges for Recreating The Bulk from 2 Surfaces



Patterned Wafers DOE

- Pattern to pattern → 3 wafers/investigated point: 2 bonded, 1 characterized
→ Pattern (PW) to non-patterned (NPW) bonding → validation PW to PW




Process Conditions Adjustment	VP/Flow	Time	SiO ₂ /Cu Selec	Post-CMP Topo	PW/NPW	PW/PW
	h/a/z	a	a	c		
		b		a		
		c		b		
	k/b/y	d	b	d		
		e		a		
	k/c/y	f	c	e		
		e		a		
	l/b/y	a	d	c		
		b		b		
	l/c/y	b	e	c		
	k/b/z	c	f	a		
		d		c		

Costly Process in Patterned Wafers

Dimension & Density Impact

Global, Diameter Planarization



Improved Diameter Planarization through CMP Process Optimization, validated by Bonding Wave Propagation Time

Stacking Heterogenous Devices

Excellent Bonding: Bulk Reconstruction


Bonding
Interface



Alignment perf < 200nm +/- 3σ


BSI Sensor

30k daisy chains




Cumulative representation

Very narrow distribution



Wafer map

Slightly larger resistance at wafer edge




3D Stacking Heterogenous

- Form Factor
- Power consumption
- Cleverness

The key technology is the interconnection of the upper and lower part of the circuit



Samsung Galaxy S7 Edge Teardown by Chipworks – 03/08/2016



3D DieStore: Design Rules Standardization for Interconnect Level

3 Take-Home Messages



3D Heterogenous Stacking → DieStore w/Rigorous Design Standardization of Interconnect Level

CMP

Stacking Devices to Increase Cleverness needs Excellent Flatness: CMP is Driver to Relief, 3D World

3.0

Moore's Law: Paradigm Change from Scaling/Stacking → 3D Integration

This Work was performed at STMicroelectronics conjointly with CEA-LETI, EVG and MCL.

Thanks to all the 3D integration team at STMicroelectronics and CEA-LETI.

This work was conceived within, and supported by “Pilot Optical Line for Imaging and Sensing” (POLIS), an ENIAC Joint Undertaking project.



Thank You

Leti, technology research institute
Commissariat à l'énergie atomique et aux énergies alternatives
Minatec Campus | 17 rue des Martyrs | 38054 Grenoble Cedex | France
www.leti.fr

