



Post CMP Cleaning Conference @ SPCC2017

Post CMP Surface Preparation in sub 10 nm Devices

March 27, 2017
Jin-Goo Park

Department of Materials Engineering,
Hanyang University ERICA, Ansan, 15588, KOREA





01

Challenges in surface preparation

- Research trend in cleaning technology
- Lesson learned from current cleaning technology


02

Challenges in post CMP surface preparation


- New paradigm in CMP process
- Current post CMP cleaning process
- New direction



Device Technology Roadmap



Device Technology Roadmap




Logic Device Roadmap



- ◆ Scaling and structures are more complex
- ◆ Damage-free particle removal much more important

Screen, MRS 2016

Devices Cleaning Challenges



J. Snow, "Advanced Particle Removal Techniques for $\leq 20\text{nm}$ Device Node", SPCC (2012)

Next Generation Surface Preparation

Issues


- Nanometer Feature Size
- New Materials
- Nanometer Thin Film
- Single Wafer Cleaning
- CMP Process
- EUVL Process
- 3D Device
- High Aspect Ratio

Challenges

- Clean without Etching
 - *Non RCA (H_2O_2 based) Chemistry*
- Clean without Pattern Damage
 - *No Megasonics and Brushes*
- CMP Induced Defects
(nano particles and organic defects)
- Zero Defect on EUVL Mask/Pellicle
- Drying without pattern leaning
- High selectivity dry etching/cleaning



Cleaning sequences: roadmap



No Material loss and Damage Free Cleaning???

Rita Vos and Paul Mertens, "General aspects of cleaning Sequences", UCPSS (2010)

Traditional Wafer Cleaning Chemicals and Technology



- SC-1($\text{NH}_4\text{OH}+\text{H}_2\text{O}_2+\text{H}_2\text{O}=1:1:5$ at $80 \sim 90^\circ\text{C}$)
- Particles and organic contamination removal
- SC-2($\text{HCl}+\text{H}_2\text{O}_2+\text{H}_2\text{O}=1:1:5$) at $80 \sim 90^\circ\text{C}$)
- Trace and Noble Metal removal
- Piranha($\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2=4:1$ at $90 \sim 100^\circ\text{C}$)
- Organic Contamination removal
- HF (+ H_2O_2) : Last wet cleaning
- HF : Native oxide and H_2O_2 removal




Single Wafer Cleaning Technology

❑ Single wafer offers significant advantages over batch processes


- Reduces power uniformity problem from a 3-dimensional to a 2-dimensional geometry
- + usual single wafer benefits:
- Defect control (cross-contamination, etc.)
- Chemical control & selectivity
- Backside isolation



Single Wafer vs. Wet Bench Cleans







All Cleans on Wet Bench
⇒ Overetched Hard Mask




All Single Wafer Cleans
⇒ Reduced overetch
⇒ Improved Selectivity

Cleaning of Fragile Structures



Cleaning without damages

Damage to poly-gate-stack lines vs. Part. Rem. Eff. 78-nm SiO₂



all physical cleaning methods yield higher PRE at expense of increased damage

[G. Vereecke et al, UCPSS 2006]




first sight: liquid aerosol gives best performance, but:


- lower performance of megasonic is attributed to non-uniformity, → may be overcome by appropriate engineering? other: conc. diss. gas Xc
- behaviour for further scaled features, particles remains to be tested
- cleaning inside vias and trenches needs to be compared

Wafer Drying Technology


Spin dryer –DI water, liquid IPA, vapor IPA, hot IPA

Marangoni IPA dryer

	A	B	C
Drying	IPA vapor (Rotagoni, spin)	IPA Liquid (Spin)	IPA Vapor (spin)
			
Dryer	Goldfinger	TEL etc	NMD Dryer
	-Rotational force + marangoni force	-Liquid IPA : low surface tension -IPA Nozzle fix or scan to wafer edge	-IPA vapor -Controllable of IPA eject angle



CMP Challenges in 10 nm/7 nm




- Number of CMP steps doubled from 28nm to 10nm node in order to enable new integration schemes such as replacement metal gate and self-aligned contact.
 - ~ 75% of the increase is in MOL due to the complexity of contact module.
- New CMP processes such as Co, Cap SiN and SiOC CMP in MOL

J. Han, CSTIC, 2016

CMP Process for 3D FinFET -FEOL

❖ Critical CMP step in FEOP for sub-28 nm Replacement Metal Gate application (RMG)

FinFET technology have been described




*K. Devriendt, P. Ong, ICPT2012, *K. Devriendt, K. Kellens, A. Veloso, R. Athimulam, ICPT2011, p536

How do we clean polished wafers?


(*FOUP = Front Opening Unified Pod)

PVA Brushes!!



< "E" CMP & P-CMP Tool >


1st Roll	2nd Roll	3rd Roll	Pen Brush
Brush	Brush	Brush	Brush & Spin Dry
Cleaning	Cleaning	Cleaning	



< "A" CMP & P-CMP Tool >

Cassette Line

Nano Particle Removal in Post CMP Cleaning




- **Typical Brush (Large Particle) + Pencil Brush (Middle Particle)**


GF, SPCC 2015

Defect Level of PVA Brush's Stage

< Defect count vs. Time >



< Shear Force Vs. Time >




*Ref: ITW Rippey

- Initial > Last-stage >> Main Process


- Defect count is increased by brush cleaning in long run process.
- Shear force is decreased by brush cleaning in long run process.
- PVA brush cleaning performance decreases as a function of process time.

FE-SEM Analysis of Fully-Used PVA Brush


❖ New Brush




❖ Post Tungsten CMP (Silica) – DHF



❖ Post Oxide CMP (Silica) – SC-1 Cleaning



❖ Post Oxide CMP (Silica) – DHF



❖ Post Oxide CMP (Ceria) – DHF



- Different types of slurry and cleaning chemistry affect contamination of brush surface.


Brush Treatment Methods with Different Chemicals

#	Method	Solution	pH
1	Dipping (24 Hr)	DIW	7
2		DHF (0.9:100 = HF:DIW)	3.1
3		SC-1 (1:2:40 = NH ₄ OH:H ₂ O ₂ :DIW)	10.2
4	Scrubbing (12 Hr)	DIW	7
5		DHF (0.9:100 = HF:DIW)	3.1
6		SC-1 (1:2:40 = NH ₄ OH:H ₂ O ₂ :DIW)	10.2

← Reference Condition

- 2 Types of Method : Dipping / Scrubbing
- 3 Types of Solution : DIW / SC-1 / DHF

3D-Profiler Analysis of Chemical Treated PVA Brushes




- DHF scrubbed PVA brush shows flattened surface.
- SC-1 scrubbed PVA brush shows rough surface.

$$Sq = \sqrt{\iint_a (Z(x, y))^2 dx dy}$$


3D-Profilometer Analysis of Chemical Treated PVA Brushes

❖ Analyzed Surface Roughness of Various Chemical Treated PVA Brushes



- All dipped brushes show the similar morphology and surface roughness.
- The scrubbed brushes show significant change in morphology and surface roughness.
- ➡ It will affect the change of real contact area between brush and particles on wafer.
- DHF scrubbed PVA brush shows flattened surface with the lowest surface roughness.


FE-SEM Analysis of Chemical Treated PVA Brushes



- SC-1 treated brush shows the removed skin layer.
- DHF treated brush shows remained and flattened skin layer.

 It will affect the final cleaning performance on wafers.

Compress Stress Analysis of Chemical Treated PVA Brushes



(a)

(b)

#	Method	Cleaning sol.	Maximum Load (gf)	Compressive Strength (gf/mm ²)
1	Dipping	DIW	24.061	0.962
2		DHF	23.266	0.931
3		SC-1	22.550	0.902
4	Scrubbing	DIW	22.903	0.916
5		DHF	22.484	0.899
6		SC-1	21.614	0.865

(c)

(a) compressive stress measurement of various chemical treated brushes, (b) its magnified region, (c) compressive strength

- A significant change of elastic property was observed in scrubbed brush when compared to the chemical dipped brush.
- The SC-1 treated brush showed more changes in its compressive stress than DHF treated brush.

Effect of Brush Treatment Methods and Chemicals





	Dipping	Scrubbing		
		Overall	DHF	SC-1
Surface morphology	Similar	Significant changes	Flattened	Rough
Surface roughness value	Similar	Significant changes	Lowest	
Skin layer	Remained	Significant changes	Remained	Removed
Elastic property	Similar	Significant changes		Lowest

- The scrubbed brushes show the significant changes in the morphology and surface roughness.
- The SC-1 treated brush shows more elastic and morphological changes than DHF treated brush.

CMP Process for High Mobility Channel Materials

❖ CMOS performance can be enhanced by using high-mobility channel materials

- III/V materials (nMOS) : high electron mobility / Ge (pMOS) : high hole mobility
- The approach followed in this work is **Ge-STI approach**



- **CMP requirement**
 - Good planarity
 - Low amount defects
 - Low surface roughness


*P. Ong, C. Gillot, S. Ansar, B. Noller, Y. Li, L. Leunissen, ICPT2012, p23

*P. Ong, L. Witters, ICPT2010, p69



Low Defectivity III-V CMP Process

❖ Improving Defectivity for III-V CMP Processes for <10 nm Technology Nodes

InP-filled structure



Integration of III-V channels ART



InGaAs surface post CMP using soft pad


- InP in STI trenches can be removed by choosing the appropriate slurry/pad combination – Hard Pad < Soft Pad
- Good surface achieved by using soft pad
- Not yet optimized on defect control on polished III-V surfaces

*Lieve Teugels, Patrick Ong, Guillaume Boccardi, Niamh Waldron, ICPT2014, p15



Post InGaAs CMP Cleaning

❖ Issues of III-V post CMP cleaning

- InGaAs CMP using silica slurry
- Silica slurry abrasives were not removed perfectly after post CMP cleaning
 - DIW megasonic followed by 2 brush steps with <1% diluted ammonia
- Need to selective cleaning of III-V surface
 - ✓ Chemical cleaning : etching, electro-repulsion
 - ✓ Physical cleaning





Post CMP
cleaning



InAs Etching Mechanism of SC-2


❖ Etching mechanism according to the HCl concentration

- ✓ High concentration: oxidation rate \leq dissolution rate
- ✓ Low concentration : oxidation rate \geq dissolution rate



Defect Control Map

Zero Defectivity (Defect Control)



Synergy between cleaning system and chemistry

- ❖ CMP becomes more importance in 1x nm below device design and fabrication
- ❖ CMP Challenges : **FEOL, MOL process- defect sensitive**
- ❖ New consumable and cleaning technology needed
- ❖ Current cleaning process and technology are available and could solve all contamination issues in post CMP cleaning



THANK YOU

NEMPL

